Topic: Mdl 926 Revised Settlement Program
Answers to Common Questions
Why can't I program the Logic Tile on my revision C PB926 + CT (A...
There is a design issue in the Versatile PB926EJ-S revision C baseboard JTAG circuit. This is only a problem when loading the Logic Tile FPGA configuration flash when there is a Core Tile mounted on top of the Logic Tile. When in debug mo... Read More »
Source: http://infocenter.arm.com/help/topic/com.arm.doc.faqs/14120.html
Want A Personal Answer?
732,954 people are answering.
About - Privacy - AskEraser - Advertise - Careers - Ask Blog - iPhone - Android - Help - Feedback ©2012 Ask.com